

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1521	716/2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:33
L2	739	716/16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:33
L3	839	716/17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:33
L4	1269	716/18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:33
L5	41	(716/2).ccls. and (technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:37
L6	9	(716/16).ccls. and (technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:40
L7	12	(716/17).ccls. and (technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:41
L8	67	(716/18).ccls. and (technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:41
L9	159	("716"/\$).ccls. and (technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:41

L10	190	(technology adj map\$) and (synthesis same (optimal or optimiz\$))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:42
L11	0	(technology adj map\$) and (synthesis same (optimal or optimiz\$) same (area same delay)) and (LUT)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:43
L12	5	(technology adj map\$) and (synthesis) and ((optimal or optimiz\$) same (area same delay)) and (LUT)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:49
L13	0	(technology adj map\$) and (synthesis) and ((optimal or optimiz\$) same (area same delay)) and (LUT same RAM)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:50
L14	0	(technology adj map\$) and ((optimal or optimiz\$) same (area same delay)) and (LUT same RAM)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:50
L15	0	(technology adj map\$) same (area same delay) and (LUT same RAM)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 11:51
L16	7	(technology adj map\$) same (LUT same RAM)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:06
L17	6	(technology adj map\$) same (LUT same RAM) and DSP	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:10
L18	0	((technology adj map\$) same DSP) and FPGA	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:11
L19	8484	(technology adj map\$) adn (DSP) and FPGA	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:12

L20	14	(technology adj map\$) and (DSP) and FPGA	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:12
L21	2	(technology adj map\$) and ((DSP) same FPGA)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/05 12:13

IEEE HOME : SEARCH IEEE : SHOP : WEB ACCOUNT : CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Journals

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **4** of **1131693** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or enter a new one in the text box.

(fpga) <and> (dsp blocks)

☐ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks***Lin, A.Y.; Gugel, K.S.; Principe, J.C.;*

System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE International Workshop on , 30 June-2 July 2003

Pages:157 - 160

[\[Abstract\]](#) [\[PDF Full-Text \(262 KB\)\]](#) IEEE CNF
2 FPGA implementation of an all-digital T/2-spaced QPSK receiver with Farrow interpolation timing synchronizer and recursive Costas loop*Jeng-Kuang Hwang; Cha-Hsing Chu;*

Advanced System Integrated Circuits 2004. Proceedings of 2004 IEEE Asia-Pa Conference on , 4-5 Aug. 2004

Pages:248 - 251

[\[Abstract\]](#) [\[PDF Full-Text \(357 KB\)\]](#) IEEE CNF
3 A study of deadbeat control for three phase PWM inverter using FPGA based hardware controller*Ide, T.; Yokoyama, T.;*


Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual , Volume: 1 , 20-25 June 2004

Pages:50 - 53 Vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(406 KB\)\]](#) IEEE CNF
4 An 88-way multiprocessor within an FPGA with customizable instructions*Hoare, R.; Tung, S.; Werger, K.;*

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)

 Welcome
 United States Patent and Trademark Office

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Publications

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **3** of **1131693** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or enter a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Technology mapping algorithms for NORA dynamic logic circuits***Ortiz, R.R.; Lefebvre, M.C.;*

Design Automation, 1993, with the European Event in ASIC Design. Proceedings [4th] European Conference on , 22-25 Feb. 1993

Pages:310 - 314

[\[Abstract\]](#)[\[PDF Full-Text \(384 KB\)\]](#)**IEEE CNF****2 SPHINX: a high level synthesis system for DSP design***Bayoumi, M.A.; Ramakrishna, N.A.; Madraswala, T.; Sahu, S.;*

Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on , Volume: 1 , 3-6 May 1992

Pages:172 - 175 vol.1

[\[Abstract\]](#)[\[PDF Full-Text \(320 KB\)\]](#)**IEEE CNF****3 SDS: a framework for the design of DSP ASICs***Bayoumi, M.A.; Ramakrishna, N.A.; Israni, V.; Jayam, R.K.;*

Acoustics, Speech, and Signal Processing, 1992. ICASSP-92., 1992 IEEE International Conference on , Volume: 5 , 23-26 March 1992

Pages:545 - 548 vol.5

[\[Abstract\]](#)[\[PDF Full-Text \(320 KB\)\]](#)**IEEE CNF**
[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#)^{New!} [more »](#)

[Advanced Search](#)
[Preferences](#)

Web

 Results 1 - 100 of about 318 for **(technology mapping) "DSP blocks"**. (0.40 seconds)

Quartus II University Interface Program (QUIP)

... Replace the Quartus II **technology mapping** algorithm with a new ... re-optimize the logic and re-**technology** map it ... Altera chips - logic cells, RAMs, **DSP blocks**, etc ...

www.altera.com/education/univ/quip/quip-overview.html - 28k -

[Cached](#) - [Similar pages](#)

Sponsored Links

Digital Signal Processing

Free TI Newsletter. Up-to-Date Info on **DSP Solutions & More!**

www.ti.com/etech

Stratix II DSP Blocks

... With the rounding and saturation support in **DSP blocks**, it is now much ... latest Quartus ® II software has been further optimized for **mapping** signal processing ...

[www.altera.com/products/devices/stratix2/features/dsp/st2-](http://www.altera.com/products/devices/stratix2/features/dsp/st2-dsp_block.html)

[dsp_block.html](#) - 35k - [Cached](#) - [Similar pages](#)

[[More results from www.altera.com](#)]

Dsp technology Info

Search Online at Tunu.com for **Dsp technology** Information
Tunu.com

[PPT] Outline

File Format: Microsoft Powerpoint 97 - [View as HTML](#)

... **Technology mapping**. **Mapping to technology** specific structures: Look-up tables (LUT). Registers. RAM/ROM. **DSP blocks**. Other device specific components/features. ...

humanresources.web.cern.ch/Humanresources/external/training/tech/special/ELEC2005/ELEC-2005_01Feb_2.ppt - [Similar pages](#)

[PDF] Microsoft PowerPoint - ELEC-2005_01Feb_2

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Mapping to technology** specific structures: • Look-up tables (LUT) • Registers • RAM/ROM • **DSP blocks** • Other device specific components/features ...

humanresources.web.cern.ch/Humanresources/external/training/tech/special/ELEC2005/ELEC-2005_01Feb_2.pdf - [Similar pages](#)

[PDF] Deterministic hardware synthesis for compiling high-level ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... of advanced architectural components including processors, **DSP blocks** and connectivity ... 9.2.1. **Technology Mapping Technology Mapping** is a procedure that takes a ...

csdl.computer.org/comp/proceedings/hicss/2005/2268/09/22680298b.pdf - [Similar pages](#)

[PDF] Title Page

File Format: PDF/Adobe Acrobat

... **Technology mapping** is available for EDIF output for the ... Automatic **mapping** to embedded ALUs ... **DSP blocks** in multiplier mode on Altera Stratix, Stratix GX ...

www.celoxica.com/support/articles/521/ CEL-

[ENGSPDDKDK3.1_Software_Product_Description-01002.pdf](#) - [Similar pages](#)

TechOnLine - AccelFPGA: A DSP Design Tool for Making Area-Delay ...

... for Making Area-Delay Tradeoffs While **Mapping** MATLAB Programs ... FPGA Synthesis of Custom **DSP Blocks** Using Distributed Arithmetic. ... Global **Technology** Conferences.

...
www.techonline.com/community/tech_group/dsp/tech_paper/33837 - 32k -

[Cached](#) - [Similar pages](#)

Synplicity: Corporate